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Abstract
Through silicon vias (TSVs) are the backbone of 3D inte-
gration technology connecting vertically stacked ICs. Par-
allel TSVs in the form of bundles are used for vertical sig-
naling. In this paper, we present the ways of maximizing
the total bandwidth of a TSV bundle placed in a fixed area
by varying the density and the geometries. The ways of op-
timizing the total bandwidth using analytical methods for
a bundle of TSVs placed in a structure with a fixed area
and length are examined. The result shows that for uni-
formly distributed TSVs, maximum bandwidth by propor-
tional placement of fewer number of TSV in the bundle can
be achieved.
1. Introduction
TSVs are primarily used as wires for vertical signaling
while at the same time as a mechanical support strengthen-
ing the 3D structure. In interconnect analysis; a local wire is
characterized by short wire length as compared to a global
wire that possibly has its length increased with scaling [1].
TSVs can be treated as local wires reasonably because like
local wires, TSV length gets shorter with scaling. Moreover
a TSV driven by a device, the TSV RC effect is insignificant
and the overall device resistance is the dominant factor. Ac-
cording to the ITRS, the diameter of high density - HDTSV
decreases by a factor of half per year [2] making TSVs to
be densely placed into a small area and in consequence the
coupling effect increases sharply.
These changes in density and TSV geometries define the
overall signaling characteristics such as cross-talk, propa-
gation delay and ultimately the total bandwidth. Thus the
challenge is how to effectively distribute few TSVs in a
given area and attain maximum total bandwidth with less
coupling. There are other relevant works such as [6] with
focus on bandwidth optimization method for planar wires
in 2D integrated circuits. In this paper, we extend the band-
width optimization method for 3D integrated circuits, for
the first time. We examine the ways of optimizing the to-
tal bandwidth based on the compact models for a bundle
of TSVs placed in a structure with a fixed area and length.
Given the assumptions that the TSV behaves like local wire,
a lumped model is accurate enough to estimate the delay
and hence the bandwidth.

Figure 1. 3 × 3 TSV structure (a) top view for
Ntsv = 9 (b) single TSV
2. TSV delay and bandwidth modelling
The bundle of TSVs shown in Figure 1, with number,
Ntsv = 3 × 3, is made out of copper vias embedded in
silicon substrate. Each via is surrounded by SiO2 dielectric
barrier db. In the compact models described in [3], it has
been shown that for such TSV structure the RLC extraction
equivalent values can be deduced through analytical method
for a specific range of radius, 10μm < rv < 45μm and
spacing, 40μm < sv < 180μm. The total capacitance Ct
and inductance Lt is the sum of the self capacitance Cs and
inductance Ls and mutual capacitance Cm and inductance
Lm, respectively. The effective TSV resistance Rt remains





The via pitch, pv , between two TSV for a given Ntsv can
be varied by changing the area of the TSV structure Astr of
Figure 1a. The pv , is uniformly distributed and measured as
the distance between two lateral TSVs from center to center.
pv =
√
Astr − 2(rv + db)√
Ntsv − 1
forNtsv>2 (2)
In the compact model [3], it has been shown that the to-
tal capacitance Ct and total inductance Lt of any TSV in a
uniformly distributed bundle can be expressed in a closed
form equation as a function of the radius, rv , the distance
between two TSVs, i.e., pitch,pv , and TSV length, lv
Ct =
63.34olv




























Figure 2. RC model of TSV with driver and
load
where ki, is a constant extracted through simulation based
on the geometric position of each TSV in the structure. The
compact model equations are used to derive the Elmore de-
lay, Td,RC , for the lumped model in Figure 2 [4]. This
model represents a single TSV in the bundle. For simple
series RC dominant wire the Elmore delay can accurately
estimate the delay. The Elmore delay for rise time between
0%-50% is the sum of individual node delays of the circuit
can be described as follows.
Td,RC = ln(2)ΣRC (5)
Now based on these equations, we extract the time delay for
the equivalent RC circuit shown in Figure 2 as follows.
Td,RC = (Rdrv(Cdrv+Ct+CL)+Rt(Ct+CL)) ln(2) (6)
Equation (6) contains two terms, delay from the driver
throughout the wire and delay due to the total wire
impedance. With further rearrangement
Td,RC = ln(2)(RdrvCdrv+(Rdrv+Rt)CL+(Rt+Rdrv)Ct)
(7)
Now if we substitute Rt by equation (1) and Ct by equa-
tion (3), we get the time delay for each TSV in the worst
case.





















Given the assumptions that the TSV behaves like local
wire, the lumped model is accurate enough to estimate the
delay and hence the bandwidth. The bandwidth (BW) of
N numbers of TSV (Ntsv) in any given structure can be
estimated by measuring the rate of bit streaming of each





This is the maximum BW that can be achieved consid-
ering the worst case delay found in the mid-TSV of Figure
1a. To be in the safe region, it is sufficient approximation to






Substituting Ntsv by re-arranging equation (2) and
Td,RC by equation (8) and with some simplification gives




























































































Figure 3. Maximum BW is attained when Ntsv = 64, pv = 130.40μm, rv = 45μm, BWmax = 10.05 × 1018
bits per second
us the BW expressed in terms of BW = (rv, pv). The
model is the RC equivalent of a TSV found in the middle
of the bundle which is worst affected by the coupling ef-
fect. Thus we derive the worst case expression for the total
bandwidth from the Elmore delay, Td,RC , and the number
of TSVs in the bundle, N as a function of rv , and pv which
is shown in equation 11. To get the maximum bandwidth,
we use differential equation to derive the local maxima of
this expression or use computational tools such as Matlab
as shown in Figure 3(a) and b as described in [6]. From
these Figures the BW within range can be evaluated and the
maximum BW can be easily extracted.
3. Discussion and Conclusions
In practice, compared to the long horizontal metal wires,
TSVs behave more like local wires. They are short and fat
wires with radius in micro meter range.It is conclusive from
the analysis that the method of BW optimization is effective
for ideal drivers to attain maximum bandwidth with number
of TSVs fewer than the maximum possible Ntsv < Nmax.
For example, the plot in Figure 3(a) and b. shows that with
ideal drivers in a fixed area of A = 1 mm2, though it is pos-
sible to distribute maximum of 296 TSVs, the maximum
bandwidth is found only when the number of TSVs = 64.
The coupling effect increases when more than 64 TSVs are
stacked affecting the BW negatively, where as less than 64
TSVs do not give the maximum possible BW. When both
ends of the TSVs are wired to a driver, the maximum band-
width is achieved only by stacking as many TSVs as possi-
ble. This is because for real drivers, the delay is dependent
on the driver impedance and the TSV impedance change has
small significance on the total delay. The maximum number
of TSV is achieved only when the smallest radius TSV with
the minimum pitch distance is used. With scaling, when
a radius rv in nanometer range is possible to process and
when the TSV impedance is significant enough to drop the
delay (Rt >> Rdrv), this optimization method can be used
to design and fabricate a circuit with fewer TSVs and higher
bandwidth.
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